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Abstract—This research paper presents the effect of 
working temperature on the ION, IOFF and ION/IOFF ratio of gate 
all around nanowire TFET. The (Silvaco) simulation tool has 
been used to investigate the temperature characteristics of a 
transistor. The working temperature range of this study is 
from -50 to 150 step-up 25 oC. The final results indicate that 
the negative effects of increasing working temperature of gate 
all around nanowire TFET due to decreasing of the ION/IOFF 
ratio. Hence, the results for ION/IOFF ratio vs. working 
temperature characteristics may lead to the use of TFET in 
electronic circuits with lowest possible working temperature to 
obtain higher ION/IOFF ratio.  
 
Keywords— Nanowire, Transistor, Temperature, TFET, IOFF 
, ION.  
I. INTRODUCTION 
Nowadays, in nanoelectronic technology, a new 
structures of transistors in nano-scale dimensions has been 
investigated to overcome the normal MOSFET structure 
weaknesses in nano-scale [1-3]. One of these structures is the 
nanowire Tunnel Field Effect Transistors (TFET). TFET are 
good alternatives to substitute the normal structure of  Metal 
Oxide Semiconductor Field Effect Transistor (MOSFET) and 
it has a potential candidate for electronic devices, because 
the TFET have low OFF current (IOFF), small sub-threshold 
swing SS (less than 60 mV/decade), low power consumption  
and  reduced Short Channel Effects (SCE) [4-8]. However, 
the main drawback of TFET is low ON current (ION). Hence, 
a Gate All Around (GAA) structure is exploited to improve 
the ION and it can be considered the ultimate solution for the 
improvement of ION/IOFF current ratio due to its excellent 
electrostatic coupling [9-10]. Another advantage of  GAA 
transistor which make it be considered as a promising 
candidate is the advancements of the applications of 
complementary metal oxide semiconductor (CMOS) due to 
its ability to achieve better coupling between channel and 
gate.  
In comparison with a MOSFET, nanowire TFET device 
controls on the electrostatic of channel better than MOSFET 
device [11-12]. In MOSFET device the transport mechanism 
used for carrier diffusion is thermionic injection whereas the 
tunneling mechanism is used as a reliable technique of the 
carrier injection in TFET device [13-14]. However, the 
structure of TFET and MOSFET is similar, but the type of 
doping in Source and Drain is opposite and the switching 
mechanism is faster in TFET compared with MOSFET [15]. 
Moreover, in  MOSFET device, the ON current (ION) 
increases when the temperature decreases, while in TFET 
device, the ON current (ION) increases when the temperature 
increases, due to the induced temperature which make on the 
reduction of the band gap [16]. Hence, this research pay 
attention to analysis and investigation of the effect of 
working temperature on ION, IOFF and ION/IOFF ratio of 
nanowire TFET with gate all around structure.  
Finally, the GAA structure of TFET will increase the 
density on-chip device with high controllability of gate [12]. 
So, the GAA TFETs are considered as the one of contenders 
for the throne of MOSFETs [17-18], 
II. METHODOLOGY  
A gate all around TFET device, has been designed and 
simulated by using Silvaco simulation tool by the specified 
dimension of  nanometers scales as shown in Table I. Figure 
3 shows a cross-sectional area of the geometric structure and 
limited dimension of the device, where the radius of the 
silicon intrinsic channel is (R), the gate length (Lg) and 
thickness of the gate oxide dielectric  material SiO2 is (Tox). 
TABLE I.  SIMULATION PARAMETERS OF TFET 
Parameter Value 
Channel radius (R) (35) nm 
Oxide thickness (TOX) (4.5) nm 
Channel Doping (P) 1017 cm 3 
Drain  Doping (P+) 1019 cm 3 
Source  Doping (N+) 1019 cm 3 
Drain  length 80 nm 
Source  length 80nm 
Channel length (L) (200) nm 
 
Doping concentration of the channel is 1017 cm-3 and 
doping concentrations for drain and source is 1019 cm-3, 
respectively. The dimensions of the channel Lg is 200 nm, 
radius of  the channel R is 35nm, SiO2 thickness Tox is 4.5 
nm and dimensions for drain and source lengths (LS and LD) 
is 80 nm, respectively. 
In this work, we used various temperature degrees, from -
50°C to 150°C step-up by 25°C. The voltage taken at the 
drain terminal (VDS) is 1 V and voltage applied at the gate 
terminal (VGS) is varied from 0 V to 1 V in step-up 0.1 V. 
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The characteristic of GAA Si TFET has been investigated 
and verified using Silvaco including ION, IOFF, and ION/IOFF.  
 
 
                                                                                 
Fig. 1. Structure  of simulated GAA Si TFET 
III. RESULTS AND DESCUSSIONS  
The impact of working temperature on the FET 
characteristics has been studied and investigated using the 
dimensions and concentrations demonstrated in Table I. The 
drain current (Id) vs. gate voltage (Vg) [transfer 
characteristics] at working temperatures T= -50, -25, 0, 25, 
50, 75, 100, 125, and 150 oC presented in Figure 2 and 
Figure 3, where the drain voltage Vd = 1 V. According to the 
transfer characteristics, the drain current always increases 
with increasing working temperature for all range of Vg 
starting OFF state (Vg = 0 V) (Figure 1). Figure 3 explains 
the increment of drain current at Vg = 1 V. This result refers 
to the Si channel resistance value going down with 
increasing working temperature depending on the 
resistance-temperature characteristics for Si-based devices. 
Here, it is clear that the higher Id happens at the higher T. 
The transistor working temperature dependent 
characteristics tend to have a great effect on the major 
electrical parameters that rule the transistor’s features in 
analog or digital circuits, such as ION/IOFF ratio, drain-
induced barrier lowering (DIBL), and VT. 
 
 
 
Fig. 2. Transfer characteristics (Id logarethmic scale) at working 
temperatures T= -50, -25, 0, 25, 50, 75, 100, 125, and 150 oC. 
 
 
Fig. 3. Transfer characteristics (Id normal scale) at working temperatures 
T= -50, -25, 0, 25, 50, 75, 100, 125, and 150 oC. 
 
Figure 4 illustrates the dependence of threshold voltage 
on working temperature and the VT decreases linearly with 
increasing working temperature. Figure 5 shows the drain 
ON (ION) and OFF (IOFF) current with temperature 
characteristics. These results explained that ON drain current 
increases linearly with increasing temperature, while the 
drain OFF current increases exponentially with increasing 
temperature. 
 
 
Fig. 4. Threshold voltage vs. working temperature.   
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Fig. 5. The drain ON (ION) and OFF (IOFF) current of GAA  Si TFET with 
temperature characteristics.   
Figure 6 illustrates the impact of working temperature on 
drain ON to OFF current ratio (ION/IOFF), which is considered 
as one of the most significant parameters for using transistors 
in digital electronic circuits. According to Figure 4, the 
maximum ratio of ION/IOFF occurs at -25 oC and then 
exponentially decreased. For numerous transistor 
applications in electronic circuit such as logic gates and 
amplifiers, the highest value of ION/IOFF current ratio is the 
best for these applications. Thus, the findings of ON to OFF 
drain current ratio (ION/IOFF) with temperature characteristics 
may lead to use of TFET in electronic circuits with lower 
temperature to obtain a higher ION/IOFF ratio as possible. 
 
  
 
Fig. 6. The impact of working temperature on drain ON to OFF current 
(ION/IOFF) of  GAA  Si TFET.  
 
IV. CONCLUSSIONS   
This research explores the temperature impact on the 
ION/IOFF of TFET using Silvaco as a simulation tool. The 
temperature range was from -50 to 150 step at 25 oC. The 
results point a serious impact of increasing working 
temperature on the ION, IOFF and ION/IOFF ratio of TFET, while 
ION increasing linearly, IOFF increasing exponentially, and 
ION/IOFF decreasing exponentially with the increasing 
working temperature. These changes will affect on its 
application in electronic circuits with high-temperature 
environments. This results indicate that using TFET in 
electronic circuits must be with its lowest possible working 
temperature to obtain higher ION/IOFF ratio.  
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